# ARTICLE

## **Capacitors in Broadband Applications**

Proper selection of capacitors for RF broadband applications requires careful evaluation of frequency dependent parameters and certain design requirements.



#### **INTRODUCTION**

In today's rapidly expanding RF and microwave markets, numerous designs must operate over multiple octaves of frequency spectrum. Some of the more common of these include broadband bias networks such as transistor emitter and FET source bypassing, transistor collector and FET drain feed structures, as well as interstage RF coupling, DC blocking, and wideband impedance matching.


This article will explore various ways to accommodate broadband application designs with the proper selection of capacitive elements. The first part of this discussion will address the implementation of a single capacitor solution followed by a multiple capacitor approach. Pertinent electrical design parameters, such as the magnitude of the impedance, insertion loss, and the capacitor's parasitic elements, will be examined in detail for each method.

## SINGULAR CAPACITOR APPROACH

There are many broadband applications with specific design requirements in which a single capacitor will provide an excellent functional solution. Given that the impedance of a capacitor, its equivalent series resistance (ESR), net reactance and quality factor (Q) are all frequency dependent, the designer must carefully consider these parameters before designing capacitive elements into a broadband application. Another critical parameter to take into account is the capacitor's insertion loss characteristic, i.e. the magnitude of S<sub>21</sub>. By evaluating the insertion loss over the frequency band of interests, the designer can readily determine whether or not the subject capacitor is suitable for broadband DC blocking and coupling applications. This will also serve as a good starting point for selecting a broadband bypass capacitor. In contrast to DC blocking and coupling, a bypass capacitor also requires careful evaluation of its complex impedance over the entire frequency range of interest with emphasis on the inductive reactance resulting from the capacitor's parasitic inductance. The magnitude of both the real and reactive parts of the capacitor's impedance over frequency can easily be seen on a Smith chart presentation. Assessment of the net parasitic inductance will be discussed in greater detail later in this article.

In the following example two RF amplifier stages operating in a 50-ohm network require broadband interstage coupling, as illustrated in **Figure 1**. Assume that the application requires DC blocking and coupling over the frequency range of 50 MHz to 3.6 GHz. In order to achieve a solution using a "one capacitor" approach, several design considerations must be judiciously evaluated beforehand. A KYOCERA AVX 200A103 (10 nF) capacitor has been selected as a starting point for this application since its large capacitance value will provide a low impedance, i.e. 0.22 ohms at 50 MHz, the lowest operating frequency in this example. Another fundamental consideration for all capacitor applications is the insertion loss over the desired frequency band. It is especially important to carefully examine the magnitude of  $S_{21}$  of a given capacitor for the presence of one or more parallel resonances falling within the desired passband. These resonances will generally show up as distinct attenuation notches at their frequencies of occurrence.

Examination of a capacitor's  $S_{21}$  data will define these losses over the frequency range of interest. An Insertion loss of several tenths of a dB is generally an acceptable criterion for virtually all applications.



**Figure 1:** Interstage Coupling - 50 MHz to 3.6 GHz Note: The coupling capacitor  $C_0$  in Figure 1 is represented with its equivalent series resistance (ESR) denoted as  $R_g$  equivalent series inductance (ESL) denoted as  $L_s$  and parasitic parallel capacitance  $C_p$  associated with the parallel resonant frequency ( $F_{PR}$ ).

The 10 nF capacitor used in the above example is an X7R type, which provides an excellent solution for this requirement. This is based on its large capacitance value and low insertion loss characteristic across the entire passband. Accordingly, an X7R capacitor may provide a better solution than an NPO for many multi-octave applications due to its inherently higher volumetric efficiency, i.e., the availability of more capacitance per unit volume. The higher capacitance values provided by X7R capacitors are frequently needed in order to satisfy the lower frequency requirement imposed by most broadband applications, such as the one illustrated in Figure 1.

A capacitor's series resonant frequency ( $F_{sr}$ ) also referred to as self-resonance, occurs at the frequency where the capacitors net reactance is zero and is readily seen on an S<sub>11</sub> Smith chart. At this frequency the impedance of the device will be equal to a small ESR value, generally in the order of 100 milli-ohms at 1 GHz for high Q ceramic chip capacitors. Therefore, a capacitor will provide a low impedance path required for optimal coupling and bypass functionality at its series resonant frequency. In contrast, the impedance of a capacitor at its parallel resonant frequency ( $F_{pR}$ ) can be precipitously high especially for high Q devices.

By examining the magnitude of  $S_{21}$  vs. frequency of a given capacitor, excessive losses associated with  $F_{PR}$ 




inquiry@kyocera-avx.com

within the frequency band of interest can be readily observed. In many broadband designs, the capacitor's series resonant frequency may be exceeded without negative consequence, with the exception of matching and bypassing applications. Exceeding  $F_{sR}$  will result in a net impedance that is inductive. This will usually not pose a problem in DC blocking and coupling applications, however, bypass and matching applications require careful scrutiny of the net impedance and the level of parasitic inductance.

In bypass applications, it is desirable to operate at the capacitor's  $F_{sR}$  where the impedance is essentially equal to  $E_{sR}$  and zero net reactance. For the best practical solution the author suggests selecting the lowest standard EIA capacitor value that exhibits an  $F_{sR}$  that is slightly higher than the application bypass frequency. This will insure that the impedance will be low with a net reactance that is capacitive. These performance characteristics are defined by S-parameter data files supplied by the manufacturer. The S-parameter files are typically derived from measurements of standard EIA capacitor values within a given product series.

For non-standard values, the magnitude and phase attributes can be estimated by interpolating the S-parameter data associated with the adjacent standard EIA capacitor values. These approximations are valid when the S-parameter data used in the interpolation has been derived from capacitors having the same basic internal design and dielectric type. Exceptions to this rule occur when there are significant deviations in the capacitor's internal design structure, such as electrode pattern geometry, electrode count and spacing, electrode end and side margins, as well as variations in the dielectric constant and loss tangent characteristics over frequency.




**Figure 2:** Insertion loss verses frequency for the 10 nF ceramic chip capacitor

## **INSERTION LOSS**

As previously stated, a large value capacitor is generally selected in order to satisfy the low frequency region of a broadband design requirement. These applications can expose a capacitor to operating frequencies that far exceed it's self-resonant frequency where the occurrence of parallel resonances within the desired passband are imminent. Therefore, the designer must balance between the capacitance value needed to satisfy the low frequency requirement and the inevitability of in-band parallel resonances brought about by large value capacitors. If a parallel resonance does fall within the operating passband it will be necessary to evaluate the depth of the associated attenuation notch in order to determine whether or not this loss is acceptable for a particular design requirement. In many instances, the magnitude of S<sub>21</sub> for a given capacitor may be excessive, thereby making the device unusable for a given application.


Frequently, however, the capacitor's series resistive losses at FSR are great enough to damp the resulting attenuation notch. In these instances, the notches are present yet very shallow in magnitude and are frequently obscured. This operating condition is valid for many broadband designs using one capacitor.



**Figure 3:** Insertion loss verses frequency for the 100 pF ceramic chip capacitor



inquiry@kyocera-avx.com



**Figure 4:** Smith chart plot for the 10 nF capacitor in series through configuration

The S<sub>21</sub> plots in Figures 2 and 3 show a comparison in the relationship between frequency and the magnitude of S<sub>21</sub> over more than 6 frequency octaves (50 MHz to 4 GHz). Figure 2 illustrates the S<sub>21</sub> insertion loss characteristic for a KYOCERA AVX 200A103 (10 nF) capacitor while Figure 3 illustrates the same parameter for a KYOCERA AVX 100A101 (100 pF) capacitor. Both devices were measured in a series through configuration with the capacitor's electrodes parallel to the substrate, i.e. flat mount orientation.

From Figure 2, it can be seen that the insertion loss of the selected 10 nF capacitor is less than 0.5 dB throughout the plotted frequency range, making it suitable for virtually all wire-less frequency broadband applications, such as the coupling application referenced in Figure 1. In contrast, the 100 pF capacitor illustrated in Figure 3 exhibits notable in-band insertion losses, which makes it a less likely candidate for the above mentioned application. Losses that exceed several tenths of a dB within the passband could easily compromise the end performance of a circuit design. Therefore, the decision readily determine whether or not the subject capacitor is suitable for broadband DC blocking and coupling applications. This will also serve as a good starting point for selecting a broadband bypass capacitor. In contrast to DC blocking and coupling, a bypass capacitor also requires careful evaluation of its complex impedance over the entire frequency range of interest with emphasis on the inductive reactance resulting from the capacitor's parasitic inductance. The magnitude of both the real and reactive parts of the capacitor's impedance over frequency can easily be seen on a Smith chart

inquiry@kyocera-avx.com

presentation. Assessment of the net parasitic inductance will be discussed in greater detail later in this article.

Frequency (MHz)	Real (Ω)	Reactive (Ω)	Impedance Magnitude (Ω)
50	50	-j 2.5	50.06
150	50	<i>-j</i> 0.15	50
450	50.2	<i>-j</i> 0.15	50.2
900	50.8	+j 0.25	50.8
1800	51.5	+j 0.5	51.5
2400	52.2	+j 2	52.3
3600	52	j 0	52
4000	55	-j 2	55.04

 Table 1: Complex impedance summary for the 10 nF

 capacitor in series through configuration

**Figure 4** is an  $S_{11}$  Smith chart representing the 10 nF capacitor sample used to generate the  $S_{21}$  data in **Figure 2**. Since this measurement was performed in a series through configuration, the resulting Smith chart illustration is especially useful for evaluating a capacitor's complex impedance in coupling and DC blocking applications. The Smith chart clearly shows that both the real and reactive parts of the impedance of this device are very close to the center of the chart, i.e. normalized impedance throughout the entire frequency range.

**Table 1** was constructed from the Smith chart data in **Figure 4** and summarizes the real and reactive parts of the impedance ref-erenced to a 50-ohm system at eight different frequencies. The table also shows the magnitude of the impedance as calculated from the vector sum of the real and reactive parts. It becomes clear from this data that the subject 10 nF capacitor will serve as an excellent coupling and DC blocking capacitor throughout the entire frequency range.

#### **EFFECTS OF ESR AND Q**

A capacitors quality factor (Q) is numerically equal to the ratio of its net reactance XC - XL to its equivalent series resistance (ESR), or

$$Q = \frac{|XC - XL|}{ESR}$$

From this expression, it can be seen that the capacitor's Q varies inversely proportional to its ESR and proportionally to the net reactance at a given frequency. The capacitor's ESR should always be taken into account over the entire frequency band of interest, as it becomes a major consideration when designing a single capacitor into a multi-octave application. This parameter is especially useful in the region where parallel resonances are present. As previously mentioned, an attenuation notch will occur at the capacitor's parallel resonant frequency (FPR),



the depth of which is inversely proportional to the ESR. Therefore the capacitor's ESR will largely determine the depth of the attenuation notch at the parallel resonant frequency.

A practical design approach is to select a capacitor large enough in value to cover the lowest operating frequency requirement, while making sure that additional losses brought about by the occurrence of in-band parallel resonances are within acceptable limits. The effects of ESR at the parallel resonant frequency are best evaluated by examining the real part of the capacitor's impedance at  $F_{_{PR}}$ . Evaluating this impedance will give the designer a clear indication of the capacitor's usability at this frequency. If the ESR is high at the parallel resonant frequency, the resultant insertion loss will be correspondingly low. Accordingly, the associated notch depth will be shallow and generally not be discernible in the magnitude of S<sub>21</sub>. This will provide for a low loss "one capacitor" broadband DC blocking and coupling solution over the frequency band of interest. The same considerations hold true for broadband bypassing applications; however, in addition to the magnitude of the impedance, an evaluation of the S<sub>11</sub> Smith chart must also be taken into account.

As seen in Figure 5, the parasitic elements associated with capacitor  $C_0$  consist of  $L_{s^{y}} R_s$  and  $C_{p}$ . The real part of the impedance looking into the parasitic branch at parallel resonance is:

$$Z_{IN(REAL)} = \frac{L_s}{R_s C_p}$$
 (at  $F_{PR}$ )

Where  $C_p$  is a small parasitic capacitance associated with  $C_0$ 's parallel resonant frequency and  $R_s$  and  $L_s$  are the capacitors ESR and ESL, respectively.

From the relationship between  $Z_{IN (REAL)}$ ,  $L_s$ ,  $R_s$  and  $C_p$  it can be seen that at  $F_{PR'}$  a low  $R_s$  will yield a high impedance, thereby giving rise to a deep attenuation notch. The converse is also true, i.e.; a high  $R_s$  will yield a low impedance, thereby resulting in a more shallow attenuation notch. The impedance of this network increases with decreasing values of  $R_s$ . Since this impedance is in series with the nominal capacitor  $C_o$ , the net impedance from terminal (a) to terminal (b) will increase for decreasing values of  $R_s$  and vice versa.

It is generally desirable to have very low impedance looking into the parasitic branch of the network shown in **Figure 5**, however in many broadband applications a capacitor may be required to operate substantially above its series resonant frequency and at or near its parallel resonant frequency. In these applications it may be more advantageous to select a capacitor that exhibits high loss at its  $F_{PR'}$  since the resultant notch depth at the parallel

inquiry@kyocera-avx.com

resonant frequency will be very shallow. Under these conditions, it is likely that the attenuation notch will be low enough, i.e. less than 0.1 dB, making it non-discernible in the magnitude of  $S_{21}$ . This concept can be used to provide the basis for an excellent low loss broadband "one capacitor" DC block and coupling solution over a wide range of frequencies. The same considerations hold true for broadband bypassing and matching; however, the sign (+*j* or -*j*), and magnitude of the impedance of the subject capacitor must also be considered, as inductive properties may adversely affect these applications.

Another consideration worthy of mentioning applies to phase sensitive applications. There are rapid insertion phase transitions around zero degrees at and in proximity to the capacitors parallel resonant frequency. This condition may cause excessive group delay, which is generally not well tolerated in phase sensitive applications. Group delay can be calculated by taking the first derivative of  $S_{21}$  insertion phase. It is especially important in these applications to know whether this resonance is present within the design passband and is generally best to avoid them if possible.




Figure 5: Nominal capacitor C<sub>0</sub> with parasitic elements


### **EFFECTS OF NET INDUCTANCE**

When designing capacitors into a broadband bypassing circuit application, one of the first parameters to consider is the capacitors' parasitic inductance and its associated inductive reactance. The effects of the parasitic series inductance (ESL) and inductive reactance become more prominent at high frequencies, particularly in the region above the capacitor's series resonant frequency ( $F_{sR}$ ). The net impedance decreases with increasing frequencies up to the series resonant frequency, however, as the frequency is increased above  $F_{sR'}$  the net impedance becomes inductive and gradually increases. It is acceptable to use a capacitor above its  $F_{sR'}$  as long as the inductive reactance does not become too large. A Smith chart analysis is essential for assessing the complex impedance of a device intended for these applications. **Figure 6** shows a



## **KYOCERA AVX CAPACITORS IN BROADBAND APPLICATIONS**

Smith chart presentation derived from a shunt to ground configuration measurement of a KYOCERA AVX 200A series 10 nF capacitor in the flat mount orientation, i.e. electrodes parallel to the substrate. A shunt to ground configuration was intentionally chosen, as it is best suited for evaluating the complex impedance of a capacitor intended to be used in a bypass application.



**Figure 6.** Smith chart plot for the 10 nF capacitor in shunt configuration

The results of a shunt measurement for the 10 nF capacitor are illustrated in the Smith chart plot in Figure 6. Table 2 summarizes the impedance data from the Smith chart illustrated in Figure 6 and tabulates the real and reactive parts of the impedance referenced to a 50-ohm system at eight different frequencies. The table also shows the magnitude of the impedance as calculated from the vector sum of the real and reactive parts.

In order to achieve good bypass performance, the designer will opt for a low impedance and low inductive reactance. The ideal placement on the Smith chart for this configuration is at the outer rim along the real axis, i.e., zero resistance and zero reactance. This is achieved by selecting a capacitor that exhibits both low impedance and a low inductive reactance at the frequencies of interest. The 10 nF capacitor referenced above will serve as an excellent choice for bypass applications up to about 900 MHz.

As seen in **Table 2**, the impedance and inductive reactance look reasonably low for bypassing applications up to about 1800 MHz. However, at frequencies above 2600 MHz, the impedance and the level of inductive reactance are significant. The requirements of the design will

Frequency (MHz)	Real (Ω)	Reactive (Ω)	Impedance Magnitude (Ω)
50	50	-j 2.5	50.06
150	50	<i>-j</i> 0.15	50
450	50.2	<i>-j</i> 0.15	50.2
900	50.8	+j 0.25	50.8
1800	51.5	+j 0.5	51.5
2400	52.2	+j 2	52.3
3600	52	j 0	52
4000	55	-j 2	55.04

Table 2. Complex impedance summary for the 10 nF shunt
to ground configuration

determine whether this impedance is too high for use in bypass applications at these frequencies. An impedance magnitude of 10.82 ohms at 3.6 GHz for the subject device represents more than 20 percent of the network impedance and would not be a good candidate for bypassing or any other application at this frequency.

The elements that make up a capacitors parasitic inductance depend greatly on its physical design. A capacitor's form factor i.e.; ratio of length to width, plays a major role in the magnitudes of both ESL and ESR. Low parasitic resistance and inductance are achieved with form factors in which the width of the device approaches or exceeds its length dimension. For example, a KYOCERA AVX 180R series capacitor has a nominal length of 70 mils and a width of 105 mils, resulting in very low ESR and ESL. Other factors that infuence the parasitic elements include electrode composition, geometry, side and end margins, termination style, case thickness and the dielectric's relative permittivity and loss tangent characteristics over frequency. Each one of these properties plays a part in the capacitors overall performance.

Likewise, the network environment that surrounds the device will prominently influence the net parasitic inductance. Details such as the mechanical and electrical properties of the substrate on which the capacitor is mounted, as well as the placement and dimensional matching between the width of the capacitor's terminations and the board traces, are factors that will influence the net inductance. Other factors left up to the discretion of the circuit designer involve the placement and orientation of the capacitor relative to ground plane. There are additional contributions of inductance from the interaction between the capacitor's closest electrode and its proximity to the ground plane. It is desirable to mount the device as close as possible to the ground plane by using thin boards wherever possible. The use of boards having a thickness in the order of 25 mils or less is preferable for minimizing the net inductance. Also, mounting orientation is yet another factor to be taken into account regarding its effect on the



net parasitic inductance. Edge mounting a capacitor, i.e., electrodes normal to the ground plane, is typically taken as the optimal orientation, as it yields the benefit of greatly suppressing odd order parallel resonances.

In bypass applications the flat mount scenerio with electrodes parallel to the ground plane may prove to be more advantageous because the net inductance resulting from this mounting orientation is lower. This also equates to a somewhat higher series resonant frequency. The designer must judiciously balance between the magnitude of net inductance and the depth of the inband attenuation notches brought about by the presence of parallel resonances in order to determine the best mounting orientation for a given application. Evaluating the scattering parameters for the subject capacitor will always be helpful in determining this trade-off.

It is also advantageous to keep board traces as short as practical, especially between vias and neighboring devices. Inductance per unit length L, is based on the relationship between the characteristic impedance of the substrate and the phase velocity and is stated as:

$$L_{L} = \frac{Z_{0}}{V_{p}} = \frac{Z_{0}\sqrt{\epsilon EFF}}{C} = H \text{ per meter}$$

Where:

- L<sub>1</sub> = inductance per unit length

- $Z_0$  = characteristic impedance in ohms  $V_p$  = phase velocity on microstrip = c C = speed of light in a vacuum (inches per second)
- EEF = effective permittivity
- H = inductance in Henrys (H)

## **EXAMPLES**

The following examples show calculations for determining the inductance per unit length for both Rogers RO4350 soft board and alumina. Both examples refer to a 50-ohm microstrip with typical trace width dimensions.

For convenience, c is converted from miles per seconds to inches per second by multiplying by 1.1785 1010. Therefore, inductance per unit length is expressed in H per inch:

 $L_{L} = \frac{(1.178 \times 10^{10}) Z_{0}}{V_{n}} = \frac{(1.178 \times 10^{10}) Z_{0} \sqrt{\epsilon EFF}}{C}$ Example 1: Substrate = RO4350 ε = 3.48 εEFF = 2.83 For  $Z_0 = 50$  ohms on microstrip Substrate thickness = 20 mils Trace width = 45 mils Calculate inductance L, in nH per inch for RO4350

inquiry@kyocera-avx.com

Solution:

$$L_{L} = \frac{Z_{0}}{V_{p}} = \frac{Z_{0}\sqrt{\epsilon EFF}}{C}$$

$$\frac{50 \times \sqrt{2.83}}{1.178 \times 10^{10}} \quad (multiply by 10^{\circ} \text{ for nH})$$

7.14 nH per inch

Example 2:

Substrate = Alumina ε = 9.9 εEFF = 6.47 For  $Z_0 = 50$  ohms on microstrip Substrate thickness = 25 mils Trace width = 24.5 mils

Calculate inductance LL in nH per inch for Alumina

Solution:

$$L_{L} = \frac{Z_{0}}{V_{p}} = \frac{Z_{0}\sqrt{\epsilon EFF}}{C}$$
$$= \frac{50 \times \sqrt{6.47}}{1.178 \times 10^{10}} \quad (multiply by 10^{9} \text{ for nH})$$

10.8 nH per inch

= 1.08 nH per 100 mils of trace L,

As seen in these examples, the board traces will contribute significant amounts of additional inductance. In the example using Rogers softboard, an increase of more than 0.7 nH per 100 mils of trace is contributed. Therefore, a capacitor exhibiting 0.6 nH of inductance mounted on this board with 100 mils of trace on either side will result in a net inductance of approximately 2 nH referenced at the far end of the traces. This represents an increase of more than twice that of the capacitor by itself. Likewise, the same capacitor mounted on an alumina substrate with 100 mils of trace on either side will result in a net inductance of 2.76 nH, an increase of more than three times that of the capacitor. Smaller trace widths should be avoided where possible, as they will contribute even higher levels of inductance. Another factor concerning the board layout is the diameter of vias, as they also contribute to the net inductance. The use of larger diameter via holes is preferable in order to minimize the associated inductance. All of the afore mentioned factors will contribute to the net inductance and, therefore, must be carefully managed in the early stages of the design.



## **EFFECTS OF NET IMPEDENCE**

The magnitude of a capacitor's impedance is equal to  $\sqrt{(ESR)^2+(X_L-X_C)^2}$ . As seen by this relationship, a capacitor's impedance is significantly influenced by its net reactance  $(X_L-X_C)$ . This will serve as a good guideline for usability across the frequency band of interest. Knowing the magnitude of the impedance, especially at the lowest and highest frequency, is an important factor for all broadband applications. Ideally, the designer will be looking to achieve reasonably low impedance at both band edges.

The design philosophy suggested here is to simply select a large enough value of capacitance such that the corresponding impedance is low enough to provide a good through path at the lowest operating frequency. For example, a capacitor that exhibits a maximum impedance of 1 ohm at the lowest frequency represents 2% of the total impedance referenced to a 50-ohm network, which should provide an acceptable impedance criterion for most applications. If low impedance cannot be achieved across the desired frequency range using one capacitor, then it will be necessary to use multiple capacitors by selecting staggered capacitance values in order to meet the low impedance requirements throughout the entire passband. The impedance of each capacitor will have to be low enough to provide for a good RF path over successive frequency segments. For a given capacitor, the impedance will become progressively lower as the frequency is increased reaching its lowest value at F<sub>sp</sub> and will start to gradually increase at frequencies above  $\tilde{F_{sp}}$ , as seen in Figure 7.

A high capacitance value will generally exhibit a suitably low impedance required for low frequency coverage as stated above; however, the capacitor's ESR should also be known at all frequencies within the passband, especially for frequencies above the capacitor's series resonant frequency. At the frequency where the electrode thickness is equal to or greater than one skin depth, the ESR will increase as the square root of *f*. Accordingly, the ESR will rapidly increase with increasing frequencies and will become a dominant factor in the net impedance.

Note that the net impedance below  $F_{sR}$  is capacitive and is dominated by  $1/\omega C$ , therefore yielding a hyperbolic curve for frequencies less than  $F_{sR}$ . Conversely, the net impedance above  $F_{sR}$  is inductive and is dominated by L, therefore yielding a linear line segment for frequencies greater than  $F_{sR}$ . As illustrated by the impedance chart in **Figure 7**, the 100 pF capacitor would be suitable for most coupling applications from about 450 MHz through 1.8 GHz. For bypass and matching applications, the usability over frequency based on the impedance would be from about 450 MHz to 1 GHz. Frequencies in excess of 1 GHz are inductive and require S-parameter data to further assess the usable frequency range above  $F_{sR}$ .


## **MULTIPLE CAPACITOR APPROACH**

All of the guidelines outlined above for the single capacitor approach remain valid for the multiple capacitor scenario, however, the implementation of two or more capacitors will usually provide a more efficient solution while allowing for operation over a wider frequency spectrum. Small value resistors and inductors, as well as lossy ferrite beads, are sometimes used in conjunction with multiple capacitors that are connected in parallel, as they serve to electrically separate the capacitors as well as damping in-band resonances. At microwave frequencies, the inductance of a section of microstrip trace, typically in the order of 1 nH per 100 milliinches, may be used to isolate the capacitors in this configuration. In many instances, the capacitor's inherent parasitic elements will represent a significant contribution to the overall circuit and should always be included.

Broadband bypassing is a critical design matter that requires serious attention. Figure 8 shows a 1.9 GHz cellular FET amplifier with emphasis on the drain bias network. The circuit elements depicted in this figure will serve to suppress RF energy from getting onto the  $V_{\text{DD}}$  supply line, while providing high impedance at the drain in order to maintain optimum in-band RF gain. It also functions to keep noise generated by the power supply from appearing on the drain of the FET. High-speed switching environments created by switch mode power supplies (SMPS) will generate noise on  $V_{\text{DD}}$  supply lines.

The instantaneous current generated with fast rising and falling switch pulse edges can easily cause the V<sub>DD</sub> supply line to ring. Since the losses within an SMPS are inversely proportional to switching frequencies, today's designs have spiraled these frequencies upward for a more efficient operation. RF energy generated from a typical SMPS operating anywhere from frequencies of 100 kHz to hundreds of megahertz must be prevented from appearing on the drain circuit. Spurious emissions generated by the SMPS consist of innumerable spectral components, which are generated by harmonics and intermodulation products of switched pulse edges. The resultant noise can easily include frequencies of up to several hundred MHz. The RF noise generated by SMPS switching is continuous and will generally occur up to frequencies equal to  $0.35/P_{\rm F}$  , where  $P_{F}$  = pulse rise or fall time in seconds. For example, a switched pulse with a rise and fall time of 1.5 ns will yield spurious spectral components up to 233 MHz.





**Figure 7.** Impedance verses frequency for a KYOCERA AVX 100A101 (100 pF)


## **BROADBAND DRAIN BYPASS BIAS NETWORK**

As illustrated in **Figure 8**, the FET's drain bias network consists of series inductive elements having an impedance of L and shunt capacitive elements with an impedance of  $1/\omega$ C. Proper selection of these circuit elements in this bias network is essential, as they will serve to decouple RF energy from the V<sub>DD</sub> supply line to ground over a wide range of frequencies.

Since the capacitors exhibit a small parasitic inductance, there is an associated series (self) resonant frequency where

$$F_{SR} = \frac{1}{2\pi\sqrt{L_{S}C_{0}}}$$

At  $F_{sR}$  the magnitude of the inductive and capacitive reactances are equal and hence the net impedance  $(\sqrt{(ESR)^2+(X_L-X_C)^2})$ .



**Figure 8.** Diagram of a 1.9 GHz cellular FET amplifier with emphasis on the broadband drain bias network





**NORTH AMERICA** Tel: +1 864-967-2150

**CENTRAL AMERICA** 

Tel: +55 11-46881960

**EUROPE** Tel: +44 1276-697000

**JAPAN** Tel: +81 740-321250

**ASIA** Tel: +65 6286-7555

**NOTICE:** Specifications are subject to change without notice. Contact your nearest KYOCERA AVX Sales Office for the latest specifications. All statements, information and data given herein are believed to be accurate and reliable, but are presented without guarantee, warranty, or responsibility of any kind, expressed or implied. Statements or suggestions concerning possible use of our products are made without representation or warranty that any such use is free of patent infringement and are not recommendations to infringe any patent. The user should not assume that all safety measures are indicated or that other measures may not be required. Specifications are typical and may not apply to all applications.

## in f ୬ ⊙ ► www.kyocera-avx.com